Hierarchical Modeling for VLSI Circuit Testing

$209.00
+ $12.49 送货

Hierarchical Modeling for VLSI Circuit Testing

  • 品牌: Unbranded

Hierarchical Modeling for VLSI Circuit Testing

  • 品牌: Unbranded
价格: $209.00
由……售出:
$209.00
+ $12.49 送货

有货

14天退货政策

我们接受以下付款方式

描述

Hierarchical Modeling for VLSI Circuit Testing

1 Introduction. - 1. 1 Background. - 1. 2 Prior Work. - 1. 3 Outline. - 2 Circuit and Fault Modeling. - 2. 1 Vector Sequence Notation. - 2. 2 Circuit and Fault Models. - 2. 3 Case Study: k-Regular Circuits. - 3 Hierarchical Test Generation. - 3. 1 Vector Cubes. - 3. 2 Test Generation. - 3. 3 Implementation and Experimental Results. - 4 Design for Testability. - 4. 1 Ad Hoc Techniques. - 4. 2 Level Separation (LS) Method. - 4. 3 Case Study: ALU. - 5 Concluding Remarks. - 5. 1 Summary. - 5. 2 Future Directions. - Appendix A: Proofs of Theorems. - A. 1 Proof of Theorem 3. 2. - A. 2 Proof of Theorem 3. 3. - A. 3 Proof of Theorem 4. 1. Language: English
  • 品牌: Unbranded
  • 类别: 计算机与互联网
  • 语言: English
  • 出版日期: 2011/09/26
  • 艺术家: Debashis Bhattacharya
  • 页数: 160
  • 出版社/标签: Springer
  • 格式: Paperback
  • Fruugo ID: 337915308-741574842
  • ISBN: 9781461288190

配送 & 退货

在 5 天内发货

  • STANDARD: $12.49 - 之间的交付 周二 30 十二月 2025–周五 02 一月 2026

从 英国 送货。

我们会争取将您订购的产品按照您的规格完整地配送给您。不过,万一您收到不完整的订单,或收到的产品与您订购的不同,或者有其他原因让您对订单不满意,您可以要求全部或部分退货,您将收到相应产品的全额退款。 查看完整的退货政策